JPH0481878B2 - - Google Patents

Info

Publication number
JPH0481878B2
JPH0481878B2 JP20705784A JP20705784A JPH0481878B2 JP H0481878 B2 JPH0481878 B2 JP H0481878B2 JP 20705784 A JP20705784 A JP 20705784A JP 20705784 A JP20705784 A JP 20705784A JP H0481878 B2 JPH0481878 B2 JP H0481878B2
Authority
JP
Japan
Prior art keywords
layer
terminal
wiring
hole
terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP20705784A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6185896A (ja
Inventor
Akira Murata
Minoru Tanaka
Kazuo Hirota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP20705784A priority Critical patent/JPS6185896A/ja
Publication of JPS6185896A publication Critical patent/JPS6185896A/ja
Publication of JPH0481878B2 publication Critical patent/JPH0481878B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP20705784A 1984-10-04 1984-10-04 多層配線板 Granted JPS6185896A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20705784A JPS6185896A (ja) 1984-10-04 1984-10-04 多層配線板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20705784A JPS6185896A (ja) 1984-10-04 1984-10-04 多層配線板

Publications (2)

Publication Number Publication Date
JPS6185896A JPS6185896A (ja) 1986-05-01
JPH0481878B2 true JPH0481878B2 (en]) 1992-12-25

Family

ID=16533489

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20705784A Granted JPS6185896A (ja) 1984-10-04 1984-10-04 多層配線板

Country Status (1)

Country Link
JP (1) JPS6185896A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2503725B2 (ja) * 1990-05-18 1996-06-05 日本電気株式会社 多層配線基板
CN105792525B (zh) * 2016-04-01 2018-10-19 广州兴森快捷电路科技有限公司 一种pcb板的制作方法

Also Published As

Publication number Publication date
JPS6185896A (ja) 1986-05-01

Similar Documents

Publication Publication Date Title
JP3014310B2 (ja) 積層配線基板の構造と製作方法
JP3048905B2 (ja) 積層配線基板構造体、及びその製造方法
JPH03257893A (ja) 多層配線基板の製造方法
JPH0513960A (ja) 多層配線基板の製造方法
JPH0481878B2 (en])
JPS5998597A (ja) 多層プリント配線板
JPH061795B2 (ja) 多層配線構造体
JP3227828B2 (ja) 多層薄膜デバイスと薄膜の接続方法
JPH01257397A (ja) 金属プリント基板
JP3171679B2 (ja) 多層回路基板及びその製造方法
JPH0496254A (ja) 薄膜多層回路基板とその製造方法
JPS61179597A (ja) 多層配線形成方法
JPH07106757A (ja) 薄膜多層回路基板及びその製造方法
JPH036893A (ja) 多層薄膜配線基板
JPS5915094Y2 (ja) 多層印刷配線板
JP3234045B2 (ja) 多層配線基板
JPH01233792A (ja) 薄膜基板の導電媒体部形成方法
JPH02270394A (ja) 多層配線基板の製造方法
JPS5992599A (ja) 厚膜混成集積回路の製造方法
JPS59171194A (ja) 多層配線板の製造法
JPS6146973B2 (en])
JPS6329549A (ja) 多層配線構造
JPH0481879B2 (en])
JPS63207153A (ja) 半導体装置の製造方法
JPS58147097A (ja) 多層配線板の製造方法